教育背景?
1996-2000:北京理工大學(xué) 本科?
2000-2005:中國科學(xué)院微電子研究所 博士研究生?
工作簡歷?
2005-2010, 中國科學(xué)院計算技術(shù)研究所,處理器體系結(jié)構(gòu)室,高級工程師?
2010-2017:中國科學(xué)院微電子研究所,微電子器件與集成技術(shù)重點實驗室,副研究員?
2017-至今,中國科學(xué)院微電子研究所,微電子器件與集成技術(shù)重點實驗室,研究員?
集成電路芯片設(shè)計方向:?
1)智能芯片處理與集成?
2)高速接口電路設(shè)計?
3)存儲器芯片電路設(shè)計
1)國家重點研發(fā)計劃 “功能融合型三維堆疊 RRAM 集成技術(shù)” 項目負(fù)責(zé)人?+?課題負(fù)責(zé)人?(2023-2027)
2)國家重點研發(fā)計劃 “高密度阻變存儲器材料及器件集成技術(shù)研究” 項目負(fù)責(zé)人?+?課題負(fù)責(zé)人?(2018-2022)
3)自然科學(xué)基金重大研究計劃重點項目“面向科學(xué)計算的高精度模擬計算架構(gòu)研究”(2025-2027)???新增
4)自然科學(xué)聯(lián)合基金項目“高能效大規(guī)模憶阻器陣列的存算一體芯片研究” 項目負(fù)責(zé)人(2024-2027)????新增
5)中科院先導(dǎo)A項目“嵌入式RRAM IP設(shè)計”課題負(fù)責(zé)人
6)863課題“阻變存儲器外圍電路設(shè)計關(guān)鍵技術(shù)研究” 項目負(fù)責(zé)人?
7)自然科學(xué)面上基金“面向高帶寬應(yīng)用的高速串行接口電路關(guān)鍵技術(shù)研究”項目負(fù)責(zé)人?
8)自然科學(xué)青年基金“片間高速收發(fā)電路的低功耗技術(shù)研究”項目負(fù)責(zé)人
《低功耗集成電路》、《集成電路驗證》?
[1]?Yiyang yuan,yiming yang, Feng Zhang*,et al. “A 28nm 192.3TFLOPS/W Accurate/Approximate Dual-mode Transpose Digital 6T-SRAM Compute-in-Memory Macro for Floating-Point Edge Training and Inference.ISSCC 2025??
[2]?Yao Li, Wenchang Zhang*, Feng Zhang*, et al. “Dual-gate IGZO FET Sensor Array for Multi-biomarker Detection Achieving Ultra High Sensitivity with 4.426%/decade of ssDNA and 1102nA/decade of Protein CA125”??IEDM 2024
[3]?Hao Wu, Yong Chen*, Yiyang Yuan, Feng Zhang*, et al. “A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity” IEEE Journal solid state circuits(JSSC). 2025.??
[4]? Yiyang yuan,yiming yang, Feng Zhang*,et al.”A 28nm 72.12-TFLOPS/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Folding ADC”. ISSCC (2024).
[5]? Qiang Huo, Yiming Yang, Feng Zhang*, Ming Liu, et al. “A Computing-in-memory macro based on three dimensional resistive random-access memory.”? Nature Electronics, 5,469-477 (2022).
[6]? Qirui Ren,Feng Zhang*,et al. "A Security-Enhanced, Charge-Pump-Free, ISO14443-A-/ISO10373-6-Compliant RFID Tag With 16.2-μW Embedded RRAM and Reconfigurable Strong PUF". IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 31(2):243?- 252(2023) .
[7]? ?Hao Wu, Feng Zhang*,et al.”A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic Sparsity. IEEE Transactions On Circuits and systems I.2023.
[8] XiangQu Fu. Feng Zhang*, et al.”P3ViT: A CIM-Based High-Utilization Architecture with Dynamic Pruning and Two-Way Ping-Pong Macro for Vision Transformer”.IEEE Transactions On Circuits and systems I.12(70):4938?- 4948.2023.
[9] Q. Huo, Feng Zhang* et al.,"Demonstration of 3D Convolution Kernel Function Based on 8-Layer 3D Vertical Resistive Random Access Memory," IEEE Electron Device Letters, 41(3): 497-500(2020).
[10] Q.Zhao, W. Zheng, X. Zhao, Y. Cao, Feng Zhang* and M. Law, "A 108 F2/Bit Fully Reconfigurable RRAM PUF Based on Truly Random Dynamic Entropy of Jitter Noise," in IEEE Transactions on Circuits and Systems I: Regular Papers, 67(11): 3866?– 3879(2020).
[11] Fei Tan; Yiming Wang; Yiming Yang; Liran Li; Tian Wang; Feng Zhang*; Xinghua Wang; Jianfeng Gao; Yongpan Liu, "A ReRAM-Based Computing-in-Memory Convolutional-Macro With Customized 2T2R Bit-Cell for AIoT Chip IP Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, 67(9): 1534-1538(2020).
[12] Xiaojin Zhao; Qiang Zhao; Yongpan Liu;Feng Zhang*, et al. "An Ultracompact Switching-Voltage-Based Fully Reconfigurable RRAM PUF With Low Native Instability," IEEE Transactions on Electron Devices, 67(7):3010-3013(2020).
[13] Qiang Huo, Zhenhua Wu, Xingsheng Wang, Feng Zhang* et al.,? "Physics-Based Device-Circuit Cooptimization Scheme for 7-nm Technology Node SRAM Design and Beyond, " IEEE Transactions on Electron Devices, 67(3): 907-914(2020).
已授權(quán)專利:
[1]張鋒;霍強(qiáng);宋仁俊;基于非易失存儲器的存儲和數(shù)據(jù)處理方法、裝置及設(shè)備,中國,ZL202010468344.0(已授權(quán))。
[2] 張鋒;李云;高琪;霍強(qiáng);一種基于憶阻器RRAM的邏輯運算系統(tǒng),中國,專利號ZL201811216384.5(已授權(quán))。
[3]張鋒;高琪;陳飛鴻;三維阻變存儲陣列、譯碼電路以及存儲系統(tǒng),中國,ZL201910623077.7(已授權(quán))。
[4]張鋒;高琪;陳飛鴻;三維阻變存儲器及其讀出電路,中國,ZL201910822155.6(已授權(quán))。
[5]張鋒;宋仁俊;霍強(qiáng);一種基于三維卷積神經(jīng)網(wǎng)絡(luò)的映射裝置及方法,中國,ZL201910674202.7(已授權(quán))。
[6] 張鋒;陳飛鴻;高琪;RFID認(rèn)證方法、RFID標(biāo)簽、RFID閱讀器以及RFID系統(tǒng),中國,ZL201911167334.7(已授權(quán))。
[7] 張鋒;陳之晟;信號處理方法以及裝置、RFID系統(tǒng),中國,ZL202010686435.1(已授權(quán))。
國家特支計劃科技創(chuàng)新領(lǐng)軍人才
“基于三維阻變存儲器存算一體技術(shù)研究”榮膺“2022 年中國半導(dǎo)體十大研究進(jìn)展””2022年芯片科學(xué)十大進(jìn)展”
人才隊伍